Single Phase Energy Recovery Logic and Conventional CMOS Logic: A Comparative Analysis
نویسندگان
چکیده
Extensive research is carried-out worldwide to design energy-efficient adiabatic circuits for such biomedical and space applications where conventional energy is limited and speed is not critical. In this paper a new single phase adiabatic or energy recovery logic is proposed and extensively analyzed the energy performance with technology scaling. We present a comparative study among proposed logic gate, reported single phase adiabatic logic gates and static CMOS logic gate at different technology nodes. For this purpose the 4-stage inverter chains of proposed and reported single phase adiabatic logic families were simulated at 180 nm, 90 nm and 45 nm technology nodes and results show that the energy recovery or adiabatic logic circuits can be used for nanoscale ultra low power applicat ion.
منابع مشابه
Design and Analysis of Conventional CMOS and Energy Efficient Adiabatic Logic for Low Power VLSI Application
In recent years, low power circuit design has been an important issue in VLSI design areas. Adiabatic logics, which dissipate less power than static CMOS logic, have been introduced as a promising new approach in low power circuit design. energy. This paper proposes an Adder circuit based on energy efficient two-phase clocked adiabatic logic. A simulative investigation on the proposed 1-bit ful...
متن کاملLow Power Full Adder Circuit Design Using Two Phase Adiabatic Static CMOS Logic
Adiabatic logic is used to minimize the energy loss during operation of the circuit. Using two-phase adiabatic static CMOS logic (2PASCL) the power consumption can be reduced. This paper compares the power consumption of Static Energy Recovery Full Adder(SERF) and the proposed full adder using two phase adiabatic static CMOS logic(2PASCL). The average power consumption of proposed full adder is...
متن کاملPower Analysis of CMOS Combinational Logic Circuits Using Adiabatic Reduction Technique at 180nm Technology
In recent years the adiabatic techniques have been used to reduce power consumption in various high end processors. Various adiabatic logic circuits have been proposed based on the energy recovery principle. The term “adiabatic” is derived from a reversible thermodynamic process and it stands for a system where a transformation takes place in such a way that no gain or loss of heat or energy oc...
متن کاملTowards An Efficient Low Frequency Energy Recovery Dynamic Logic
A large number of energy recovery circuits have been described to reduce the power consumption of CMOS logic circuits. Many of these circuits use diode connected transistors, accurately timed multiple clocks and self resonating power clocks. Boost logic is a 2 phase high speed energy recovery family that voltage scaling and high gate overdrive to achieve highly efficient energy recovery. In thi...
متن کاملComparison of adiabatic and Conventional CMOS
-The Power dissipation in conventional CMOS circuits can be minimized through adiabatic technique. By adiabatic technique dissipation in PMOS network can be minimized and some of energy stored at load capacitance can be recycled instead of dissipated as heat. But the adiabatic technique is highly dependent on parameter variation.With the help of TANNER simulations, the energy consumption is ana...
متن کامل